|
via Udemy |
Go to Course: https://www.udemy.com/course/synthesis-and-static-timing-analysissta-demo-with-tools/
Certainly! Here's a detailed review and recommendation for the Coursera course titled "Synthesis, STA, Physical Design (PD) & Demo on Cadence Tools": **Course Overview:** This comprehensive course provides an in-depth understanding of ASIC synthesis, static timing analysis (STA), physical design, and practical demos using industry-standard tools like Cadence Genus and Innovus. It caters to all levels of learners, from electronics students seeking internships to engineers aspiring to start a career in the VLSI domain. **Content Review:** The course is well-structured into two main sections: 1. **Synthesis and Static Timing Analysis (STA):** Covering the entire ASIC design flow, this section begins with fundamental concepts like ASIC flow, logic synthesis, and constraints. It then moves into practical demonstrations using Cadence Genus for synthesis and Tempus for STA. Key topics such as timing concepts, clock analysis, timing constraints, and exceptions are explained with clarity, supported by detailed diagrams and real-world examples. The inclusion of hands-on assignments ensures that learners can apply theoretical knowledge practically. 2. **Physical Design:** This section delves into the physical aspects of ASIC design, including floorplanning, placement, clock tree synthesis (CTS), routing, and physical verification. The use of Cadence Innovus for demo sessions provides learners with valuable insight into industry-standard tools. Clear explanations paired with practical demos help demystify complex processes like CTS and routing, which are crucial for chip success. **Course Quality:** The instructors are industry practitioners with extensive experience, offering practical insights beyond just theoretical knowledge. The course emphasizes hands-on learning, encouraging students to try out the tools (if accessible) for a deeper understanding. The methodical approach of combining lectures, diagrams, and assignments makes it suitable for learners aiming for a successful career in VLSI. **Strengths:** - Comprehensive coverage of ASIC synthesis and physical design. - Clear explanations with diagrams and real industry examples. - Practical demonstrations using Cadence tools. - Suitable for learners at all levels. - Focus on hands-on exercises to reinforce learning. **Recommendations:** - Ideal for students and early-career engineers interested in VLSI and ASIC design. - Best supplemented with access to the tools used in the course (Cadence Genus, Tempus, Innovus) for maximum benefit. - Recommended for those who prefer courses that balance theory with practical application and industry relevance. **Final Verdict:** If you are looking to build a solid foundation in ASIC synthesis, STA, and physical design with exposure to industry tools, this course is an excellent choice. Its detailed content, practical approach, and expert instructors make it a valuable resource for aspiring VLSI professionals. Enroll in this course to enhance your skills and gain confidence in the complex world of ASIC design. Happy learning!
Section 1: Synthesis and Static Timing Analysis (STA) This course is intended for all levels of students, who want to gain knowledge in ASIC synthesis and STA. Electronics students, who want to internships, Engineers who want to start career in VLSI field. The course covers the following chapters: 1. ASIC flow in brief2. Logical synthesis Part 1 - inputs and outputs of synthesis, synthesis constraints, Libraries3. Logic Synthesis Part II - Synthesis demo using Cadence Genus tool flow4. Physical Synthesis - Various file formats and descriptions, Physical dimensions of gates5. Timing concepts - Setup time, hold time, slack. violations, timing budgets6. Static Timing Analysis - 7. Timing paths - Clock to output, propagation delay, input delay, output delay etc, STA using Cadence Tempus tool flow8. Timing constraints and various modes - MMMC9. Timing Exceptions - False path, multi cycle pathSection 2: Physical Design10. Inputs to Physical Design11. Innovus Tool Steps12. Floorplan13. Floorplan demo 14. Placement 15. CTS16. CTS Demo17. Routing18. SDC_MMMC_PVT Corners19. Physical VerificationThis course is intended for all levels of students, who want to gain knowledge in ASIC synthesis and STA. Electronics students, who want to internships, Engineers who want to start career in VLSI field. The course covers the following chapters: All the topics are elaborated with detailed examples, illustrated with diagrams, where required. Clear explanation; assignments added at the end of the course for practicing hands on examples. The lecture is given by hands on practitioners from the VLSI industry, who have worked on multiple projects and taped out chipsFor best take away from the course, kindly do hands on using tools (may be available in your institutions/companies). All the best - Happy learning